

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILI	ING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/008,653	11/09/2001		Fernando Gonzalez	98095DIV4	8023
26285	7590	06/07/2004		EXAMINER	
KIRKPATR	ICK & LO	OCKHART LLP	RICHARDS, N DREW		
535 SMITHFIELD STREET PITTSBURGH, PA 15222				ART UNIT	PAPER NUMBER
				2015	

DATE MAILED: 06/07/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/008,653	GONZALEZ ET AL.					
Office Action Summary	Examiner	Art Unit					
	N. Drew Richards	2815					
Th MAILING DATE of this communication app ars on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication(s) filed on 26 Fe	1) Responsive to communication(s) filed on <u>26 February 2004</u> .						
2a)⊠ This action is FINAL . 2b)☐ This	This action is FINAL . 2b) This action is non-final.						
3) Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) <u>17,19,98-103,125,126 and 128</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
	6)⊠ Claim(s) <u>17,19,98-103,125,126 and 128</u> is/are rejected.						
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9)☐ The specification is objected to by the Examine							
10) $igotimes$ The drawing(s) filed on <u>09 November 2001</u> is/are: a) $igotimes$ accepted or b) $igodiu$ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s)							
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:						

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 17, 19, 98-101, 103, 125, 126 and 128 are rejected under 35 U.S.C.
 103(a) as being unpatentable over Moravvej-Farshi et al. ("Novel Self-Aligned
 Polysilicon-Gate MOSFETs with Polysilicon Source and Drain," Solid-State Electronics,
 Vol. 30, No. 10, 1987, Pp. 1053-62) in view of Pfiester (U.S. Patent No. 5,319,232)

Moravvej-Farshi et al. disclose in figure 6 a raised drain structure (n+ poly), a raised source structure (n+ poly), a gate (n+ poly) located between the source and drain, a first capping layer (silicon dioxide on left half of figure) in communication with at least a portion of the gate and source, a first portion of a gate oxide region in communication with at least a portion of the gate and source, a first implant junction area (dashed line beneath source) located in the substrate assembly extending partially beneath the gate and the source, a second capping layer (silicon dioxide on right half of figure) in communication with at least a portion of the gate and drain, a second portion of a gate oxide region in communication with at least a portion of the gate and drain, and a second implant junction area (dashed line beneath drain) located in the substrate assembly extending partially beneath the gate and the drain. Moravvej-Farshi et al. teach the first implant junction area including a first outdiffusion area but does not teach

the first implant junction area including a first pocket implant junction. Moravvej-Farshi et al. teach the second implant junction area including a second outdiffusion area but does not teach the second implant junction area including a second pocket implant junction.

Pfiester teaches in figures 1A-4 a transistor including a raised source, raised drain, and a gate located between the source and the drain. Pfiester teach in figure 1E a first and second pocket implant junction 28 in a first and second implant junction area.

Moravvej-Farshi et al. teach their substrate being lightly doped on page 1053, first sentence of "Device Fabrication" section. In combination with Pfiester, the substrate dopant would counter dope the first and second pocket implant junctions.

Moravvei-Farshi et al. and Pfiester are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form a first and second pocket implant junction. The motivation for doing so is to form LDD regions to prevent a hot carrier phenomenon (see Pfiester column 1 lines 25-26). Therefore, it would have been obvious to combine Moravvej-Farshi et al. with Pfiester to obtain the invention of claim 17.

With regard to claim 19, the first and second junctions include doped areas.

With regard to claim 98, the raised source is doped polysilicon.

With regard to claim 99, the raised drain is doped polysilicon.

With regard to claim 100, the gate is doped polysilicon.

With regard to claim 101, the source includes a plug.

Application/Control Number: 10/008,653

Art Unit: 2815

With regard to claim 103, the gate includes a gate terminal as the entire gate structure is considered the gate terminal.

With regard to claim 125, Moravvej-Farshi et al. disclose in figure 6 a raised drain structure (n+ poly), a raised source structure (n+ poly), a gate (n+ poly) located between the source and drain, a first capping layer (silicon dioxide on left half of figure) in communication with at least a portion of the gate and source, a first portion of a gate oxide region in communication with at least a portion of the gate and source, a first implant junction area (dashed line beneath source) located in the substrate assembly extending partially beneath the gate and the source wherein the first junction are includes doped silicon, a second capping layer (silicon dioxide on right half of figure) in communication with at least a portion of the gate and drain, a second portion of a gate oxide region in communication with at least a portion of the gate and drain, and a second implant junction area (dashed line beneath drain) located in the substrate assembly extending partially beneath the gate and the drain wherein the second junction area includes doped silicon. Moravvej-Farshi et al. teach the first implant junction area including a first outdiffusion area but does not teach the first implant junction area including a first pocket implant junction. Moravvej-Farshi et al. teach the second implant junction area including a second outdiffusion area but does not teach the second implant junction area including a second pocket implant junction.

Pfiester teaches in figures 1A-4 a transistor including a raised source, raised drain, and a gate located between the source and the drain. Pfiester teach in figure 1E a first and second pocket implant junction 28 in a first and second implant junction area.

Application/Control Number: 10/008,653

Art Unit: 2815

Moravvej-Farshi et al. teach their substrate being lightly doped on page 1053, first sentence of "Device Fabrication" section. In combination with Pfiester, the substrate dopant would counter dope the first and second pocket implant junctions.

Moravvej-Farshi et al. and Pfiester are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form a first and second pocket implant junction. The motivation for doing so is to form LDD regions to prevent a hot carrier phenomenon (see Pfiester column 1 lines 25-26). Therefore, it would have been obvious to combine Moravvej-Farshi et al. with Pfiester to obtain the invention of claim 125.

With regard to claim 126, the doped silicon includes phosphorous.

With regard to claim 128, Moravvej-Farshi et al. disclose in figure 6 a raised drain structure (n+ poly), a raised source structure (n+ poly), a gate (n+ poly) located between the source and drain, a first capping layer (silicon dioxide on left half of figure) in communication with at least a portion of the gate and source, a first portion of a gate oxide region in communication with at least a portion of the gate and source, a first implant junction area (dashed line beneath source) located in the substrate assembly extending partially beneath the gate and the source wherein the first junction includes a first outdiffusion area, a second capping layer (silicon dioxide on right half of figure) in communication with at least a portion of the gate and drain, a second portion of a gate oxide region in communication with at least a portion of the gate and drain, and a second implant junction area (dashed line beneath drain) located in the substrate assembly extending partially beneath the gate and the drain wherein the second

junction area includes a second outdiffusion area. Moravvej-Farshi et al. teach the first implant junction area including a first outdiffusion area but does not teach the first implant junction area including a first pocket implant junction. Moravvej-Farshi et al. teach the second implant junction area including a second outdiffusion area but does not teach the second implant junction area including a second pocket implant junction.

Pfiester teaches in figures 1A-4 a transistor including a raised source, raised drain, and a gate located between the source and the drain. Pfiester teach in figure 1E a first and second pocket implant junction 28 in a first and second implant junction.

Moravvei-Farshi et al. teach their substrate being lightly doped on page 1053, first sentence of "Device Fabrication" section. In combination with Pfiester, the substrate dopant would counter dope the first and second pocket implant junctions.

Moravvei-Farshi et al. and Pfiester are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form a first and second pocket implant junction. The motivation for doing so is to form LDD regions to prevent a hot carrier phenomenon (see Pfiester column 1 lines 25-26). Therefore, it would have been obvious to combine Moravvej-Farshi et al. with Pfiester to obtain the invention of claim 128.

3. Claim 102 is rejected under 35 U.S.C. 103(a) as being unpatentable over Moravvei-Farshi et al. ("Novel Self-Aligned Polysilicon-Gate MOSFETs with Polysilicon Source and Drain," Solid-State Electronics, Vol. 30, No. 10, 1987, Pp. 1053-62) with

Pfiester (U.S. Patent No. 5,319,232) as applied to claims 17, 19, 98-101, 103, 125, 126 and 128 above in view of lio et al. (U.S. Patent No. 6,130,482).

Moravvej-Farshi et al. teach a plug on the source but do not teach an adhesive layer included in the plug. The plug of Moravvej-Farshi et al. is taught as comprising aluminum and the source region is silicon. Iio et al. teach an aluminum plug in a contact hole where the aluminum plug contacts a silicon substrate (figure 3C, column 9 lines 38-46 and column 10 lines 35-50). Iio et al. teach forming a TiN adhesion/barrier layer between the aluminum plug and the silicon substrate.

Moravvej-Farshi et al. with Pfiester and lio et al. are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form an adhesion/barrier layer between the plug and the silicon source. The motivation for doing so is to prevent junction spiking (see lio et al. column 10 lines 44-50). Therefore, it would have been obvious to combine Moravvej-Farshi et al. and Pfiester with lio et al. to obtain the invention of claim 102.

Response to Arguments

4. Applicant's arguments filed 2/26/04 have been fully considered but they are not persuasive.

Applicant has argued that Pfiester does not teach first and second pocket implant junction areas that are counterdoped by a substrate dopant. This is not persuasive as in the combination of references the substrate dopant of Moravvej-Farshi et al. would

counterdope the pocket implant junction of Pfiester and thus the references as properly combined in the rejection above do teach this limitation.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to N. Drew Richards whose telephone number is (571) 272-1736. The examiner can normally be reached on M-F 8:00-5:30; Every other Friday off.

Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ML 9 DI NDR

> TOM THOMAS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800